Function: __pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0 | Module: exec | Source: pack_kernel.f90:155-160 | Coverage: 0.01% |
---|
Function: __pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0 | Module: exec | Source: pack_kernel.f90:155-160 | Coverage: 0.01% |
---|
/beegfs/hackathon/users/eoseret/qaas_runs/170-861-0321/intel/CloverLeafFC/build/CloverLeafFC/CloverLeaf_ref/kernels/pack_kernel.f90: 155 - 160 |
-------------------------------------------------------------------------------- |
155: !$OMP PARALLEL DO PRIVATE(index) |
156: DO k=y_min-depth,y_max+y_inc+depth |
157: !$OMP SIMD |
158: DO j=1,depth |
159: index= buffer_offset + j+(k+depth-1)*depth |
160: right_snd_buffer(index)=field(x_max+1-j,k) |
0x42e670 PUSH %RBP |
0x42e671 MOV %RSP,%RBP |
0x42e674 PUSH %R15 |
0x42e676 PUSH %R14 |
0x42e678 PUSH %R13 |
0x42e67a PUSH %R12 |
0x42e67c PUSH %RBX |
0x42e67d SUB $0x88,%RSP |
0x42e684 MOV 0x28(%RDI),%RDX |
0x42e688 MOV 0x48(%RDI),%RAX |
0x42e68c MOV 0x20(%RDI),%RCX |
0x42e690 MOV 0x54(%RDI),%R15D |
0x42e694 MOV 0x40(%RDI),%RBX |
0x42e698 MOV 0x30(%RDI),%R14 |
0x42e69c MOV %RDI,-0x38(%RBP) |
0x42e6a0 MOV %RDX,-0x78(%RBP) |
0x42e6a4 MOV %RCX,-0x50(%RBP) |
0x42e6a8 MOV %RAX,-0x58(%RBP) |
0x42e6ac CALL 402080 <@plt_start@+0x60> |
0x42e6b1 MOV %EAX,%R13D |
0x42e6b4 CALL 402180 <@plt_start@+0x160> |
0x42e6b9 MOV -0x38(%RBP),%RSI |
0x42e6bd MOV %EAX,%EDI |
0x42e6bf MOV 0x58(%RSI),%EAX |
0x42e6c2 INC %EAX |
0x42e6c4 SUB %R15D,%EAX |
0x42e6c7 CLTD |
0x42e6c8 IDIV %R13D |
0x42e6cb CMP %EDX,%EDI |
0x42e6cd JL 42ebdc |
0x42e6d3 IMUL %EAX,%EDI |
0x42e6d6 ADD %EDX,%EDI |
0x42e6d8 ADD %EDI,%EAX |
0x42e6da CMP %EAX,%EDI |
0x42e6dc JGE 42ebbe |
0x42e6e2 MOV 0x8(%RSI),%R9 |
0x42e6e6 MOV -0x50(%RBP),%RDX |
0x42e6ea MOV -0x78(%RBP),%R11 |
0x42e6ee LEA (%R15,%RDI,1),%R8D |
0x42e6f2 ADD %R15D,%EAX |
0x42e6f5 MOV %R8D,-0x44(%RBP) |
0x42e6f9 VMOVQ 0x10(%RSI),%XMM11 |
0x42e6fe VMOVQ (%RSI),%XMM8 |
0x42e702 MOVSXD %R8D,%R10 |
0x42e705 MOV %EAX,-0x68(%RBP) |
0x42e708 VMOVQ 0x18(%RSI),%XMM3 |
0x42e70d VMOVQ 0x38(%RSI),%XMM2 |
0x42e712 LEA (,%RBX,8),%RDI |
0x42e71a MOVB $0,-0x5d(%RBP) |
0x42e71e MOV %RSI,-0xb0(%RBP) |
0x42e725 VMOVQ %RDI,%XMM0 |
0x42e72a MOV (%R9),%R12D |
0x42e72d MOV %RDX,%RAX |
0x42e730 IMUL %R11,%R10 |
0x42e734 MOV %RBX,%R9 |
0x42e737 NEG %RAX |
0x42e73a SAL $0x5,%R9 |
0x42e73e LEA (%R10,%R14,1),%R15 |
0x42e742 LEA (,%RAX,8),%R11 |
0x42e74a MOV %RBX,%R10 |
0x42e74d MOV %R9,-0xa0(%RBP) |
0x42e754 LEA -0x1(%R8,%R12,1),%ECX |
0x42e759 IMUL $-0x28,%RDX,%R8 |
0x42e75d MOV %R12D,%R13D |
0x42e760 LEA -0x1(%R12),%R14D |
0x42e765 IMUL %R12D,%ECX |
0x42e769 MOV %R12D,%EDX |
0x42e76c MOV %RBX,%R9 |
0x42e76f MOV %R14D,-0x98(%RBP) |
0x42e776 SHR $0x3,%R13D |
0x42e77a MOV %R12D,-0x38(%RBP) |
0x42e77e VMOVQ %R8,%XMM10 |
0x42e783 MOV %RAX,%R8 |
0x42e786 MOV %R13D,-0x40(%RBP) |
0x42e78a MOV %RAX,%R13 |
0x42e78d AND $-0x8,%EDX |
0x42e790 SAL $0x4,%R8 |
0x42e794 MOV %ECX,-0x3c(%RBP) |
0x42e797 MOV %EDX,-0xa4(%RBP) |
0x42e79d SAL $0x5,%RAX |
0x42e7a1 MOV %R8,%R14 |
0x42e7a4 LEA (%RBX,%RBX,2),%RCX |
0x42e7a8 INC %EDX |
0x42e7aa MOV %RAX,-0x88(%RBP) |
0x42e7b1 SAL $0x3,%RCX |
0x42e7b5 MOV %EDX,-0xa8(%RBP) |
0x42e7bb NEG %R14 |
0x42e7be XOR %EAX,%EAX |
0x42e7c0 MOV %RCX,-0x70(%RBP) |
0x42e7c4 SAL $0x6,%R13 |
0x42e7c8 MOV %R14,-0x80(%RBP) |
0x42e7cc SAL $0x6,%R10 |
0x42e7d0 SAL $0x4,%R9 |
0x42e7d4 TEST %R12D,%R12D |
0x42e7d7 CMOVNS %R12D,%EAX |
0x42e7db MOV %R11,%R12 |
0x42e7de INC %EAX |
0x42e7e0 MOV %EAX,-0x94(%RBP) |
0x42e7e6 NOPW %CS:(%RAX,%RAX,1) |
(188) 0x42e7f0 MOV -0x38(%RBP),%ESI |
(188) 0x42e7f3 TEST %ESI,%ESI |
(188) 0x42e7f5 JLE 42eb6a |
(188) 0x42e7fb VMOVQ %XMM11,%R11 |
(188) 0x42e800 VMOVQ %XMM8,%RDI |
(188) 0x42e805 CMPL $0x6,-0x98(%RBP) |
(188) 0x42e80c MOV (%R11),%ECX |
(188) 0x42e80f MOVSXD (%RDI),%R14 |
(188) 0x42e812 MOV %ECX,-0x48(%RBP) |
(188) 0x42e815 MOV %R14D,-0x5c(%RBP) |
(188) 0x42e819 JBE 42ebd0 |
(188) 0x42e81f MOVSXD -0x3c(%RBP),%RDI |
(188) 0x42e823 MOV -0x50(%RBP),%RAX |
(188) 0x42e827 MOV -0x58(%RBP),%RDX |
(188) 0x42e82b MOVSXD %ECX,%RCX |
(188) 0x42e82e VMOVQ %XMM3,%R11 |
(188) 0x42e833 LEA 0x1(%RCX,%RDI,1),%RSI |
(188) 0x42e838 IMUL %RAX,%R14 |
(188) 0x42e83c VMOVQ %XMM2,%RAX |
(188) 0x42e841 IMUL %RBX,%RSI |
(188) 0x42e845 ADD %R15,%R14 |
(188) 0x42e848 ADD %RDX,%RSI |
(188) 0x42e84b LEA (%R11,%R14,8),%R14 |
(188) 0x42e84f VMOVQ %XMM10,%R11 |
(188) 0x42e854 LEA (%RAX,%RSI,8),%RCX |
(188) 0x42e858 MOV -0xa0(%RBP),%RAX |
(188) 0x42e85f LEA (%R14,%R11,1),%RDX |
(188) 0x42e863 MOV %R14,%RSI |
(188) 0x42e866 XOR %R11D,%R11D |
(188) 0x42e869 MOV %RCX,-0x90(%RBP) |
(188) 0x42e870 ADD %RCX,%RAX |
(188) 0x42e873 TESTB $0x1,-0x40(%RBP) |
(188) 0x42e877 JE 42e905 |
(188) 0x42e87d MOV -0x80(%RBP),%RDI |
(188) 0x42e881 MOV -0x88(%RBP),%R11 |
(188) 0x42e888 VMOVSD (%R14),%XMM14 |
(188) 0x42e88d VMOVSD (%R14,%R12,1),%XMM13 |
(188) 0x42e893 VMOVSD (%R14,%R8,1),%XMM12 |
(188) 0x42e899 VMOVSD (%RDX),%XMM6 |
(188) 0x42e89d VMOVSD (%RDX,%R12,1),%XMM5 |
(188) 0x42e8a3 VMOVSD (%RDX,%R8,1),%XMM4 |
(188) 0x42e8a9 ADD %R13,%RSI |
(188) 0x42e8ac ADD %R10,%RCX |
(188) 0x42e8af VMOVSD (%RDX,%RDI,1),%XMM9 |
(188) 0x42e8b4 VMOVSD (%R14,%R11,1),%XMM7 |
(188) 0x42e8ba MOV -0x90(%RBP),%RDI |
(188) 0x42e8c1 MOV -0x70(%RBP),%R14 |
(188) 0x42e8c5 ADD %R13,%RDX |
(188) 0x42e8c8 MOV $0x1,%R11D |
(188) 0x42e8ce VMOVSD %XMM14,(%RDI) |
(188) 0x42e8d2 VMOVSD %XMM13,(%RDI,%RBX,8) |
(188) 0x42e8d7 VMOVSD %XMM12,(%RDI,%R9,1) |
(188) 0x42e8dd VMOVSD %XMM9,(%RDI,%R14,1) |
(188) 0x42e8e3 VMOVSD %XMM7,(%RAX) |
(188) 0x42e8e7 VMOVSD %XMM6,(%RAX,%RBX,8) |
(188) 0x42e8ec VMOVSD %XMM5,(%RAX,%R9,1) |
(188) 0x42e8f2 VMOVSD %XMM4,(%RAX,%R14,1) |
(188) 0x42e8f8 ADD %R10,%RAX |
(188) 0x42e8fb CMPL $0x1,-0x40(%RBP) |
(188) 0x42e8ff JE 42e9f4 |
(188) 0x42e905 MOV %R15,-0x90(%RBP) |
(188) 0x42e90c MOV -0x88(%RBP),%R14 |
(188) 0x42e913 MOV -0x80(%RBP),%R15 |
(188) 0x42e917 MOV -0x70(%RBP),%RDI |
(189) 0x42e91b VMOVSD (%RSI),%XMM15 |
(189) 0x42e91f VMOVSD (%RSI,%R12,1),%XMM14 |
(189) 0x42e925 VMOVSD (%RSI,%R8,1),%XMM13 |
(189) 0x42e92b VMOVSD (%RDX,%R15,1),%XMM12 |
(189) 0x42e931 VMOVSD (%RSI,%R14,1),%XMM9 |
(189) 0x42e937 VMOVSD (%RDX),%XMM7 |
(189) 0x42e93b VMOVSD (%RDX,%R12,1),%XMM6 |
(189) 0x42e941 VMOVSD (%RDX,%R8,1),%XMM1 |
(189) 0x42e947 ADD %R13,%RSI |
(189) 0x42e94a VMOVSD %XMM15,(%RCX) |
(189) 0x42e94e ADD %R13,%RDX |
(189) 0x42e951 VMOVSD %XMM14,(%RCX,%RBX,8) |
(189) 0x42e956 VMOVSD %XMM13,(%RCX,%R9,1) |
(189) 0x42e95c VMOVSD %XMM12,(%RCX,%RDI,1) |
(189) 0x42e961 VMOVSD %XMM9,(%RAX) |
(189) 0x42e965 ADD %R10,%RCX |
(189) 0x42e968 VMOVSD %XMM7,(%RAX,%RBX,8) |
(189) 0x42e96d VMOVSD %XMM6,(%RAX,%R9,1) |
(189) 0x42e973 VMOVSD %XMM1,(%RAX,%RDI,1) |
(189) 0x42e978 ADD %R10,%RAX |
(189) 0x42e97b VMOVSD (%RSI),%XMM15 |
(189) 0x42e97f VMOVSD (%RSI,%R12,1),%XMM14 |
(189) 0x42e985 VMOVSD (%RSI,%R8,1),%XMM13 |
(189) 0x42e98b VMOVSD (%RDX,%R15,1),%XMM12 |
(189) 0x42e991 VMOVSD (%RSI,%R14,1),%XMM9 |
(189) 0x42e997 VMOVSD (%RDX),%XMM5 |
(189) 0x42e99b VMOVSD (%RDX,%R12,1),%XMM4 |
(189) 0x42e9a1 VMOVSD (%RDX,%R8,1),%XMM7 |
(189) 0x42e9a7 ADD $0x2,%R11D |
(189) 0x42e9ab VMOVSD %XMM15,(%RCX) |
(189) 0x42e9af ADD %R13,%RSI |
(189) 0x42e9b2 VMOVSD %XMM14,(%RCX,%RBX,8) |
(189) 0x42e9b7 ADD %R13,%RDX |
(189) 0x42e9ba VMOVSD %XMM13,(%RCX,%R9,1) |
(189) 0x42e9c0 VMOVSD %XMM12,(%RCX,%RDI,1) |
(189) 0x42e9c5 VMOVSD %XMM9,(%RAX) |
(189) 0x42e9c9 ADD %R10,%RCX |
(189) 0x42e9cc VMOVSD %XMM5,(%RAX,%RBX,8) |
(189) 0x42e9d1 VMOVSD %XMM4,(%RAX,%R9,1) |
(189) 0x42e9d7 VMOVSD %XMM7,(%RAX,%RDI,1) |
(189) 0x42e9dc ADD %R10,%RAX |
(189) 0x42e9df CMP %R11D,-0x40(%RBP) |
(189) 0x42e9e3 JNE 42e91b |
(188) 0x42e9e9 MOV -0x90(%RBP),%R15 |
(188) 0x42e9f0 MOV %RDI,-0x70(%RBP) |
(188) 0x42e9f4 MOV -0xa4(%RBP),%ESI |
(188) 0x42e9fa MOV -0x38(%RBP),%ECX |
(188) 0x42e9fd CMP %ECX,%ESI |
(188) 0x42e9ff JE 42eb6a |
(188) 0x42ea05 MOV -0xa8(%RBP),%EDX |
(188) 0x42ea0b MOV %ESI,%ESI |
(188) 0x42ea0d MOV -0x38(%RBP),%R11D |
(188) 0x42ea11 SUB %ESI,%R11D |
(188) 0x42ea14 LEA -0x1(%R11),%EAX |
(188) 0x42ea18 CMP $0x2,%EAX |
(188) 0x42ea1b JBE 42eab0 |
(188) 0x42ea21 MOV -0x50(%RBP),%RDI |
(188) 0x42ea25 MOVSXD -0x5c(%RBP),%R14 |
(188) 0x42ea29 MOV %R12,%RCX |
(188) 0x42ea2c IMUL %RSI,%RCX |
(188) 0x42ea30 IMUL %RBX,%RSI |
(188) 0x42ea34 IMUL %RDI,%R14 |
(188) 0x42ea38 MOVSXD -0x48(%RBP),%RDI |
(188) 0x42ea3c ADD %R15,%R14 |
(188) 0x42ea3f LEA (%RCX,%R14,8),%RAX |
(188) 0x42ea43 MOVSXD -0x3c(%RBP),%RCX |
(188) 0x42ea47 VMOVQ %XMM3,%R14 |
(188) 0x42ea4c ADD %R14,%RAX |
(188) 0x42ea4f MOV -0x58(%RBP),%R14 |
(188) 0x42ea53 VMOVSD (%RAX),%XMM1 |
(188) 0x42ea57 ADD %R12,%RAX |
(188) 0x42ea5a VMOVSD (%RAX),%XMM6 |
(188) 0x42ea5e ADD %R12,%RAX |
(188) 0x42ea61 VMOVSD (%RAX),%XMM15 |
(188) 0x42ea65 VMOVSD (%RAX,%R12,1),%XMM14 |
(188) 0x42ea6b VMOVQ %XMM0,%RAX |
(188) 0x42ea70 LEA 0x1(%RDI,%RCX,1),%RDI |
(188) 0x42ea75 IMUL %RBX,%RDI |
(188) 0x42ea79 ADD %R14,%RDI |
(188) 0x42ea7c ADD %RSI,%RDI |
(188) 0x42ea7f VMOVQ %XMM2,%RSI |
(188) 0x42ea84 LEA (%RSI,%RDI,8),%RCX |
(188) 0x42ea88 VMOVSD %XMM1,(%RCX) |
(188) 0x42ea8c ADD %RAX,%RCX |
(188) 0x42ea8f VMOVSD %XMM6,(%RCX) |
(188) 0x42ea93 ADD %RAX,%RCX |
(188) 0x42ea96 VMOVSD %XMM15,(%RCX) |
(188) 0x42ea9a VMOVSD %XMM14,(%RCX,%RAX,1) |
(188) 0x42ea9f TEST $0x3,%R11B |
(188) 0x42eaa3 JE 42eb6a |
(188) 0x42eaa9 AND $-0x4,%R11D |
(188) 0x42eaad ADD %R11D,%EDX |
(188) 0x42eab0 MOV -0x5c(%RBP),%ESI |
(188) 0x42eab3 MOV -0x50(%RBP),%R14 |
(188) 0x42eab7 VMOVQ %XMM3,%R11 |
(188) 0x42eabc MOV -0x3c(%RBP),%EDI |
(188) 0x42eabf VMOVQ %XMM2,%RCX |
(188) 0x42eac4 LEA 0x1(%RSI),%EAX |
(188) 0x42eac7 MOV %EAX,-0x5c(%RBP) |
(188) 0x42eaca SUB %EDX,%EAX |
(188) 0x42eacc CLTQ |
(188) 0x42eace IMUL %R14,%RAX |
(188) 0x42ead2 ADD %R15,%RAX |
(188) 0x42ead5 VMOVSD (%R11,%RAX,8),%XMM13 |
(188) 0x42eadb MOV -0x48(%RBP),%R11D |
(188) 0x42eadf LEA (%R11,%RDX,1),%EAX |
(188) 0x42eae3 ADD %EDI,%EAX |
(188) 0x42eae5 MOV -0x58(%RBP),%RDI |
(188) 0x42eae9 CLTQ |
(188) 0x42eaeb IMUL %RBX,%RAX |
(188) 0x42eaef ADD %RDI,%RAX |
(188) 0x42eaf2 VMOVSD %XMM13,(%RCX,%RAX,8) |
(188) 0x42eaf7 LEA 0x1(%RDX),%EAX |
(188) 0x42eafa CMP %EAX,-0x38(%RBP) |
(188) 0x42eafd JL 42eb6a |
(188) 0x42eaff SUB %EDX,%ESI |
(188) 0x42eb01 VMOVQ %XMM3,%RCX |
(188) 0x42eb06 ADD %R11D,%EAX |
(188) 0x42eb09 ADD $0x2,%EDX |
(188) 0x42eb0c MOVSXD %ESI,%RSI |
(188) 0x42eb0f IMUL %R14,%RSI |
(188) 0x42eb13 ADD %R15,%RSI |
(188) 0x42eb16 VMOVSD (%RCX,%RSI,8),%XMM12 |
(188) 0x42eb1b MOV %R11D,%ESI |
(188) 0x42eb1e MOV -0x3c(%RBP),%R11D |
(188) 0x42eb22 VMOVQ %XMM2,%RCX |
(188) 0x42eb27 ADD %R11D,%EAX |
(188) 0x42eb2a CLTQ |
(188) 0x42eb2c IMUL %RBX,%RAX |
(188) 0x42eb30 ADD %RDI,%RAX |
(188) 0x42eb33 VMOVSD %XMM12,(%RCX,%RAX,8) |
(188) 0x42eb38 CMP %EDX,-0x38(%RBP) |
(188) 0x42eb3b JL 42eb6a |
(188) 0x42eb3d MOV -0x5c(%RBP),%EAX |
(188) 0x42eb40 ADD %EDX,%ESI |
(188) 0x42eb42 SUB %EDX,%EAX |
(188) 0x42eb44 CLTQ |
(188) 0x42eb46 IMUL %R14,%RAX |
(188) 0x42eb4a VMOVQ %XMM3,%R14 |
(188) 0x42eb4f ADD %R15,%RAX |
(188) 0x42eb52 VMOVSD (%R14,%RAX,8),%XMM9 |
(188) 0x42eb58 LEA (%RSI,%R11,1),%EAX |
(188) 0x42eb5c CLTQ |
(188) 0x42eb5e IMUL %RBX,%RAX |
(188) 0x42eb62 ADD %RDI,%RAX |
(188) 0x42eb65 VMOVSD %XMM9,(%RCX,%RAX,8) |
(188) 0x42eb6a MOV -0x38(%RBP),%R11D |
(188) 0x42eb6e MOV -0x64(%RBP),%EDI |
(188) 0x42eb71 MOVZX -0x5d(%RBP),%ECX |
(188) 0x42eb75 MOV $0x1,%R14D |
(188) 0x42eb7b MOV -0x78(%RBP),%RAX |
(188) 0x42eb7f TEST %R11D,%R11D |
(188) 0x42eb82 CMOVNS -0x94(%RBP),%EDI |
(188) 0x42eb89 CMOVNS %R14D,%ECX |
(188) 0x42eb8d INCL -0x44(%RBP) |
(188) 0x42eb90 MOV -0x44(%RBP),%ESI |
(188) 0x42eb93 ADD %RAX,%R15 |
(188) 0x42eb96 MOV %CL,-0x5d(%RBP) |
(188) 0x42eb99 ADD %R11D,-0x3c(%RBP) |
(188) 0x42eb9d MOV %EDI,-0x64(%RBP) |
(188) 0x42eba0 CMP %ESI,-0x68(%RBP) |
(188) 0x42eba3 JG 42e7f0 |
0x42eba9 CMPB $0,-0x5d(%RBP) |
0x42ebad MOV -0xb0(%RBP),%RBX |
0x42ebb4 JE 42ebbe |
0x42ebb6 MOV -0x64(%RBP),%R13D |
0x42ebba MOV %R13D,0x50(%RBX) |
0x42ebbe ADD $0x88,%RSP |
0x42ebc5 POP %RBX |
0x42ebc6 POP %R12 |
0x42ebc8 POP %R13 |
0x42ebca POP %R14 |
0x42ebcc POP %R15 |
0x42ebce POP %RBP |
0x42ebcf RET |
(188) 0x42ebd0 XOR %ESI,%ESI |
(188) 0x42ebd2 MOV $0x1,%EDX |
(188) 0x42ebd7 JMP 42ea0d |
0x42ebdc INC %EAX |
0x42ebde XOR %EDX,%EDX |
0x42ebe0 JMP 42e6d3 |
0x42ebe5 NOPW %CS:(%RAX,%RAX,1) |
Path / |
Source file and lines | pack_kernel.f90:155-160 |
Module | exec |
nb instructions | 116 |
nb uops | 117 |
loop length | 443 |
used x86 registers | 16 |
used mmx registers | 0 |
used xmm registers | 6 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 19 |
micro-operation queue | 19.50 cycles |
front end | 19.50 cycles |
ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2 | FP3 | FP4 | FP5 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 11.25 | 11.25 | 11.00 | 11.00 | 4.50 | 14.00 | 14.00 | 14.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |
cycles | 11.25 | 11.25 | 11.00 | 11.00 | 4.50 | 14.00 | 14.00 | 14.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |
Cycles executing div or sqrt instructions | 6.00 |
Front-end | 19.50 |
Dispatch | 14.00 |
DIV/SQRT | 6.00 |
Overall L1 | 19.50 |
all | 0% |
load | 0% |
store | 0% |
mul | 0% |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 0% |
other | 0% |
all | 9% |
load | 10% |
store | 8% |
mul | 6% |
add-sub | 10% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 6% |
other | 7% |
Instruction | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2 | FP3 | FP4 | FP5 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SUB $0x88,%RSP | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV 0x28(%RDI),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x48(%RDI),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x20(%RDI),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x54(%RDI),%R15D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x40(%RDI),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x30(%RDI),%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %RDI,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RDX,-0x78(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RCX,-0x50(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RAX,-0x58(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
CALL 402080 <@plt_start@+0x60> | 2 | 0.50 | 0 | 0 | 0 | 0.50 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %EAX,%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CALL 402180 <@plt_start@+0x160> | 2 | 0.50 | 0 | 0 | 0 | 0.50 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV -0x38(%RBP),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %EAX,%EDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0x58(%RSI),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB %R15D,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CLTD | |||||||||||||||||
IDIV %R13D | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9-14 | 6 |
CMP %EDX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
JL 42ebdc <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x56c> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
IMUL %EAX,%EDI | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
ADD %EDX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD %EDI,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP %EAX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
JGE 42ebbe <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x54e> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
MOV 0x8(%RSI),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV -0x50(%RBP),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV -0x78(%RBP),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
LEA (%R15,%RDI,1),%R8D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD %R15D,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %R8D,-0x44(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ 0x10(%RSI),%XMM11 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
VMOVQ (%RSI),%XMM8 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOVSXD %R8D,%R10 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %EAX,-0x68(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ 0x18(%RSI),%XMM3 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
VMOVQ 0x38(%RSI),%XMM2 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LEA (,%RBX,8),%RDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVB $0,-0x5d(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RSI,-0xb0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ %RDI,%XMM0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
MOV (%R9),%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %RDX,%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
IMUL %R11,%R10 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %RBX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NEG %RAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SAL $0x5,%R9 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LEA (%R10,%R14,1),%R15 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LEA (,%RAX,8),%R11 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %RBX,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R9,-0xa0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
LEA -0x1(%R8,%R12,1),%ECX | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 |
IMUL $-0x28,%RDX,%R8 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %R12D,%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x1(%R12),%R14D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
IMUL %R12D,%ECX | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %R12D,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %RBX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R14D,-0x98(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SHR $0x3,%R13D | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R12D,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ %R8,%XMM10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
MOV %RAX,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R13D,-0x40(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RAX,%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
AND $-0x8,%EDX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SAL $0x4,%R8 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %ECX,-0x3c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %EDX,-0xa4(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x5,%RAX | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R8,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%RBX,%RBX,2),%RCX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
INC %EDX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %RAX,-0x88(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x3,%RCX | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %EDX,-0xa8(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
NEG %R14 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
XOR %EAX,%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 |
MOV %RCX,-0x70(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x6,%R13 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R14,-0x80(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x6,%R10 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SAL $0x4,%R9 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
TEST %R12D,%R12D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMOVNS %R12D,%EAX | 1 | 0.50 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R11,%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %EAX,-0x94(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 |
CMPB $0,-0x5d(%RBP) | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
MOV -0xb0(%RBP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
JE 42ebbe <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x54e> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
MOV -0x64(%RBP),%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %R13D,0x50(%RBX) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
ADD $0x88,%RSP | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
POP %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
RET | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 |
JMP 42e6d3 <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x63> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 |
Source file and lines | pack_kernel.f90:155-160 |
Module | exec |
nb instructions | 116 |
nb uops | 117 |
loop length | 443 |
used x86 registers | 16 |
used mmx registers | 0 |
used xmm registers | 6 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 19 |
micro-operation queue | 19.50 cycles |
front end | 19.50 cycles |
ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2 | FP3 | FP4 | FP5 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 11.25 | 11.25 | 11.00 | 11.00 | 4.50 | 14.00 | 14.00 | 14.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |
cycles | 11.25 | 11.25 | 11.00 | 11.00 | 4.50 | 14.00 | 14.00 | 14.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |
Cycles executing div or sqrt instructions | 6.00 |
Front-end | 19.50 |
Dispatch | 14.00 |
DIV/SQRT | 6.00 |
Overall L1 | 19.50 |
all | 0% |
load | 0% |
store | 0% |
mul | 0% |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 0% |
other | 0% |
all | 9% |
load | 10% |
store | 8% |
mul | 6% |
add-sub | 10% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | 6% |
other | 7% |
Instruction | Nb FU | ALU0/BRU0 | ALU1 | ALU2 | ALU3 | BRU1 | AGU0 | AGU1 | AGU2 | FP0 | FP1 | FP2 | FP3 | FP4 | FP5 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SUB $0x88,%RSP | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV 0x28(%RDI),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x48(%RDI),%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x20(%RDI),%RCX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x54(%RDI),%R15D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x40(%RDI),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV 0x30(%RDI),%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %RDI,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RDX,-0x78(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RCX,-0x50(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RAX,-0x58(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
CALL 402080 <@plt_start@+0x60> | 2 | 0.50 | 0 | 0 | 0 | 0.50 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %EAX,%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CALL 402180 <@plt_start@+0x160> | 2 | 0.50 | 0 | 0 | 0 | 0.50 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV -0x38(%RBP),%RSI | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %EAX,%EDI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV 0x58(%RSI),%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB %R15D,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CLTD | |||||||||||||||||
IDIV %R13D | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9-14 | 6 |
CMP %EDX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
JL 42ebdc <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x56c> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
IMUL %EAX,%EDI | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
ADD %EDX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD %EDI,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP %EAX,%EDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
JGE 42ebbe <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x54e> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
MOV 0x8(%RSI),%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV -0x50(%RBP),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV -0x78(%RBP),%R11 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
LEA (%R15,%RDI,1),%R8D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD %R15D,%EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %R8D,-0x44(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ 0x10(%RSI),%XMM11 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
VMOVQ (%RSI),%XMM8 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOVSXD %R8D,%R10 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %EAX,-0x68(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ 0x18(%RSI),%XMM3 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
VMOVQ 0x38(%RSI),%XMM2 | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LEA (,%RBX,8),%RDI | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVB $0,-0x5d(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RSI,-0xb0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ %RDI,%XMM0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
MOV (%R9),%R12D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %RDX,%RAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
IMUL %R11,%R10 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %RBX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NEG %RAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SAL $0x5,%R9 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LEA (%R10,%R14,1),%R15 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LEA (,%RAX,8),%R11 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %RBX,%R10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R9,-0xa0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
LEA -0x1(%R8,%R12,1),%ECX | 2 | 0 | 0 | 0.50 | 0.50 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0.50 |
IMUL $-0x28,%RDX,%R8 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %R12D,%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA -0x1(%R12),%R14D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
IMUL %R12D,%ECX | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 1 |
MOV %R12D,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %RBX,%R9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R14D,-0x98(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SHR $0x3,%R13D | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R12D,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
VMOVQ %R8,%XMM10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
MOV %RAX,%R8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV %R13D,-0x40(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %RAX,%R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
AND $-0x8,%EDX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SAL $0x4,%R8 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %ECX,-0x3c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
MOV %EDX,-0xa4(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x5,%RAX | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R8,%R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
LEA (%RBX,%RBX,2),%RCX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
INC %EDX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %RAX,-0x88(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x3,%RCX | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %EDX,-0xa8(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
NEG %R14 | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
XOR %EAX,%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 |
MOV %RCX,-0x70(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x6,%R13 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R14,-0x80(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
SAL $0x6,%R10 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SAL $0x4,%R9 | 1 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
TEST %R12D,%R12D | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMOVNS %R12D,%EAX | 1 | 0.50 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOV %R11,%R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOV %EAX,-0x94(%RBP) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 |
CMPB $0,-0x5d(%RBP) | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
MOV -0xb0(%RBP),%RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
JE 42ebbe <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x54e> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50-1 |
MOV -0x64(%RBP),%R13D | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.33 |
MOV %R13D,0x50(%RBX) | 1 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0.50 |
ADD $0x88,%RSP | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
POP %RBX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
RET | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
INC %EAX | 1 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
XOR %EDX,%EDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 |
JMP 42e6d3 <__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0+0x63> | 1 | 0.50 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.09 |
Name | Coverage (%) | Time (s) |
---|---|---|
▼__pack_kernel_module_MOD_clover_pack_message_right._omp_fn.0.lto_priv.0– | 0.01 | 0 |
▼Loop 188 - pack_kernel.f90:157-160 - exec– | 0.01 | 0.01 |
○Loop 189 - pack_kernel.f90:160-160 - exec | 0 | 0 |